



Figure 2



Main State Diagram

Figur 3



Extractor State Diagram

Figure 4





Figure 5



CMD Processor State Diagram

Figure 6






Figure 7



DMA Read State Diagram

Figure 8



DMA Write State Diagram

Figure 9






Figure 10




EDC State Diagram

Figure 11



EDC Read State Diagram

Figure 12



EDC Write State Diagram

Figure 13